Blog Rhomb.io https://blog.rhomb.io Advanced Removable Module Tue, 27 Jun 2017 07:30:03 +0000 en-GB hourly 1 Updated:26/06/2017 Rhomb.io will not support SmachZ Project https://blog.rhomb.io/rhomb-io-will-not-support-smachz-project/ https://blog.rhomb.io/rhomb-io-will-not-support-smachz-project/#respond Wed, 21 Jun 2017 20:39:48 +0000 http://blog.rhomb.io/?p=973 English #### Update: 26/06/2017 After our last post we have been receiving a lot of e-mails asking about the Rhomb.io implication on SmachZ Project. We would like to clarify that Rhomb.io is the proprietary of S500 rhomb.io Core AMD RX421 (main processor unit used on SmachZ video game machine) and like any other piece in [...]

The post Updated:26/06/2017 Rhomb.io will not support SmachZ Project appeared first on Blog Rhomb.io.

]]>

English ####

Update: 26/06/2017 After our last post we have been receiving a lot of e-mails asking about the Rhomb.io implication on SmachZ Project. We would like to clarify that Rhomb.io is the proprietary of S500 rhomb.io Core AMD RX421 (main processor unit used on SmachZ video game machine) and like any other piece in the Rhomb.io universe, will be available for anyone wanting to use it on their product, design or project, including of course the SmachZ team. The Core AMD RX-421 has been validated by AMD, it’s on Alpha phase and it will be available at the end of 2017 for anyone to use. We also wish to inform that the delivery times published by SmachZ during the crowdfunding campaign, never been agreed by us. Rhomb.io team have been designing and developing this product from the beginning, including the prototypes used on the fair shows. Based on our experience developing/making products, we consider that Smach Z has not been able to understand or value the complexity of development and fabrication that this kind of product implies, regarding to the technical and economic matters. For these reasons, after several disagreements and long pauses during this project, unconnected to Rhomb.io, both parts have decided to dissolve cooperation. From our side, we want to thank all the support received from the user community, and specially, from the semiconductor manufacturers. Thanks, best regards Rhomb.io team. PS: Rhomb.io is a modular platform property of Tecnofingers S.L (imasD is a Trade Mark property of Tecnofingers s.l) First Note: 22/06/2017 Due to diferences between both companies, TNFG ( Tecnofingers ) the owner of rhomb.io has closed the relation with SmachZ Project. Giving them all the flexibility and freedom to develop the device by his own side but not supported by rhomb.io and S500 rhomb.io Core AMD RX421. unfortunately big discrepances in the project Have forced both parts to get that decision and a long pause in development. In the next days TNFG will share with SMACHz team all the documentation and  test  regarding his project after close the terms. Thx.    

Spanish ####

Actualización: 26/Junio/2017 Desde la publicación de esta noticia hemos recibido muchos e-mails preguntando por la participación de Rhomb.io en el proyecto SmachZ. Nos gustaría aclarar que el Core AMD RX-421 empleado en la videoconsola (SmachZ) es propiedad de Rhomb.io y que, como todas las piezas del universo Rhomb.io, estará totalmente accesible para cualquier usuario que quiera utilizarlo en sus productos, diseños o proyectos, incluyendo por supuesto al equipo de SmachZ. El Core AMD RX-421, pieza principal de la videoconsola, ha sido ya verificado por AMD, se encuentra en fase Alpha y estará disponible para todo el usuario que lo desee a finales de 2017. También deseamos informar que los plazos de entrega publicados por el equipo SmazhZ durante la campaña de crowdfunding nunca fueron consensuados con Rhomb.io. El equipo de Rhomb.io ha estado diseñando y desarrollando este producto desde el principio, incluidos todos los prototipos iniciales que se mostraron en los eventos. Desde nuestra experiencia desarrollando producto, consideramos que el equipo de SmachZ no ha sido capaz de entender ni valorar la complejidad que el desarrollo y fabricación de un producto de esta envergadura implica, tanto a nivel técnico como a nivel económico. Por dichos motivos y tras diversos desacuerdos y prolongadas pausas en el proyecto, ajenas a Rhomb.io, ambas compañías han acordado disolver la relación. Por nuestra parte, queremos agradecer el soporte e implicación que hemos recibido por parte de los usuarios y, especialmente, de los fabricantes de semiconductores. Gracias, cordialmente el equipo de Rhomb.io   PD: Rhomb.io es una plataforma modular propiedad de Tecnofingers S.L.  ( ImasD es una marca comercial propiedad de Tecnofingers S.L )   Primer Post: 22/06/2017 Debido a las diferencias entre ambas empresas, TNFG (Tecnofingers) el propietario de rhomb.io ha cerrado la relación con SmachZ Project. Dándoles toda la flexibilidad y libertad para desarrollar el dispositivo por su propio lado pero no apoyado por rhomb.io y S500 rhomb.io Core AMD RX421. Desafortunadamente grandes discrepancias en el proyecto han forzado a ambas partes a tomar esa decisión y una larga pausa en el desarrollo En los próximos días TNFG compartirá con el equipo de SMACHz toda la documentación, pruebas y pruebas sobre su proyecto después de cerrar los términos. Gracias.    

The post Updated:26/06/2017 Rhomb.io will not support SmachZ Project appeared first on Blog Rhomb.io.

]]>
https://blog.rhomb.io/rhomb-io-will-not-support-smachz-project/feed/ 0
Speed up your i.MX6 development with rhomb.io https://blog.rhomb.io/nxp-mets-rhomb-io/ https://blog.rhomb.io/nxp-mets-rhomb-io/#respond Wed, 14 Jun 2017 17:06:05 +0000 http://blog.rhomb.io/?p=935 I.MX-6 Core Module: a rhomb.io S400 Core module, 100% compatible with next I.MX rhomb.io Core module generations. Kinetis K81 Master Module: a rhomb.io Master module, 100% compatible with all kinetis rhomb.io Master modules Combine Kinetis Cortex®-M Microcontrollers with i.MX Applications Processors or use them separately, with our boards or with your own ones. Build your product faster, [...]

The post Speed up your i.MX6 development with rhomb.io appeared first on Blog Rhomb.io.

]]>

I.MX-6 Core Module: a rhomb.io S400 Core module, 100% compatible with next I.MX rhomb.io Core module generations. Kinetis K81 Master Module: a rhomb.io Master module, 100% compatible with all kinetis rhomb.io Master modules Combine Kinetis Cortex®-M Microcontrollers with i.MX Applications Processors or use them separately, with our boards or with your own ones. Build your product faster, just choose your board, add your modules and peripherals and start production. Then update it easily, extend your product's life.
  • No complex designs
  • No DDR routing
  • No Complex BGA routing
  • Simple Layout
  • More than 150 module designs ready-to-use and open
  • Avanced internal PMIC includded
    • Up to 29 programable LDOs
    • Up to 9 Programable BUCKs
    • 2 x 32.768khz clock outputs
    • No external inductors needed
The system can be configured for your special needs and also it can be improved/upgraded in system. The system is open, we offer ready-to-use PCBs but also we provide production files and schematics for free, so you can develop or customize your own pcb. An example of how your product could be created: If you are a PCB manufacturer/assembler and you are interested in Rhomb.io license, contact us: license@rhomb.io Visit us on rhomb.io    

The post Speed up your i.MX6 development with rhomb.io appeared first on Blog Rhomb.io.

]]>
https://blog.rhomb.io/nxp-mets-rhomb-io/feed/ 0
Welcome SuperBrain made with Rhomb.io https://blog.rhomb.io/wellcome-superbrain-made-rhomb-io/ https://blog.rhomb.io/wellcome-superbrain-made-rhomb-io/#respond Mon, 20 Mar 2017 12:09:17 +0000 http://blog.rhomb.io/?p=840 Tis Project was Founded by CDTI The following document explains the functionalities regarding the software and the hardware of this product called “ SuperBrain” We will start with a short description about the history of the word cluster. In the Inicial Concept we show how rhomb.io can fit in this product, allowing to build a [...]

The post Welcome SuperBrain made with Rhomb.io appeared first on Blog Rhomb.io.

]]>

Tis Project was Founded by CDTI
The following document explains the functionalities regarding the software and the hardware of this product called

“ SuperBrain”

We will start with a short description about the history of the word cluster. In the Inicial Concept we show how rhomb.io can fit in this product, allowing to build a hig availability cluster, allowing flexibility and of course a reduction in power consumption. All of this means that  introduce a new concept of multicomputer based on rhomb.io creating a cluster in one single device. The product has different elements to describe, and will be explained in further deal over the next few pages. The basic system, has 1 Superbrain Backplane, with up to 10 x Superbrain Edge boards.

From Wikipedia:

computer cluster consists of a set of loosely or tightly connected computers that work together so that, in many respects, they can be viewed as a single system. Unlike grid computers, computer clusters have each node set to perform the same task, controlled and scheduled by software. The components of a cluster are usually connected to each other through fast local area networks ("LAN"), with each node (computer used as a server) running its own instance of an operating system. In most circumstances, all of the nodes use the same hardware[1] and the same operating system, although in some setups (i.e. using Open Source Cluster Application Resources (OSCAR)), different operating systems can be used on each computer, and/or different hardware.[2] They are usually deployed to improve performance and availability over that of a single computer, while typically being much more cost-effective than single computers of comparable speed or availability.[3] Computer clusters emerged as a result of convergence of a number of computing trends including the availability of low-cost microprocessors, high speed networks, and software for high-performance distributed computing.[citation needed] They have a wide range of applicability and deployment, ranging from small business clusters with a handful of nodes to some of the fastest supercomputers in the world such as IBM's Sequoia.[4]

Basic Concepts

The desire to get more computing power and better reliability by orchestrating a number of low-cost commercial off-the-shelf computers has given rise to a variety of architectures and configurations. The computer clustering approach usually (but not always) connects a number of readily available computing nodes (e.g. personal computers used as servers) via a fast local area network.[5] The activities of the computing nodes are orchestrated by "clustering middleware", a software layer that sits atop the nodes and allows the users to treat the cluster as by and large one cohesive computing unit, e.g. via a single system image concept.[5] Computer clustering relies on a centralized management approach which makes the nodes available as orchestrated shared servers. It is distinct from other approaches such as peer to peer or grid computing which also use many nodes, but with a far more distributed nature.[5] A computer cluster may be a simple two-node system which just connects two personal computers, or may be a very fast supercomputer. A basic approach to building a cluster is that of a Beowulf cluster which may be built with a few personal computers to produce a cost-effective alternative to traditional high performance computing. An early project that showed the viability of the concept was the 133-node Stone Soupercomputer.[6] The developers used Linux, the Parallel Virtual Machine toolkit and the Message Passing Interface library to achieve high performance at a relatively low cost.[7] Although a cluster may consist of just a few personal computers connected by a simple network, the cluster architecture may also be used to achieve very high levels of performance. The TOP500 organization's semiannual list of the 500 fastest supercomputers often includes many clusters, e.g. the world's fastest machine in 2011 was the K computer which has a distributed memory, cluster architecture.[8][9]

History

Main article: History of computer clusters See also: History of supercomputingVAX 11/780, c. 1977 Greg Pfister has stated that clusters were not invented by any specific vendor but by customers who could not fit all their work on one computer, or needed a backup.[10] Pfister estimates the date as some time in the 1960s. The formal engineering basis of cluster computing as a means of doing parallel work of any sort was arguably invented by Gene Amdahl of IBM, who in 1967 published what has come to be regarded as the seminal paper on parallel processing: Amdahl's Law. The history of early computer clusters is more or less directly tied into the history of early networks, as one of the primary motivations for the development of a network was to link computing resources, creating a de facto computer cluster. The first production system designed as a cluster was the Burroughs B5700 in the mid-1960s. This allowed up to four computers, each with either one or two processors, to be tightly coupled to a common disk storage subsystem in order to distribute the workload. Unlike standard multiprocessor systems, each computer could be restarted without disrupting overall operation. The first commercial loosely coupled clustering product was Datapoint Corporation's "Attached Resource Computer" (ARC) system, developed in 1977, and using ARCnet as the cluster interface. Clustering per se did not really take off until Digital Equipment Corporation released their VAXcluster product in 1984 for the VAX/VMS operating system (now named as OpenVMS). The ARC and VAXcluster products not only supported parallel computing, but also shared file systems and peripheral devices. The idea was to provide the advantages of parallel processing, while maintaining data reliability and uniqueness. Two other noteworthy early commercial clusters were the Tandem Himalayan (a circa 1994 high-availability product) and the IBM S/390 Parallel Sysplex (also circa 1994, primarily for business use). Within the same time frame, while computer clusters used parallelism outside the computer on a commodity network, supercomputers began to use them within the same computer. Following the success of the CDC 6600 in 1964, the Cray 1 was delivered in 1976, and introduced internal parallelism via vector processing.[11] While early supercomputers excluded clusters and relied on shared memory, in time some of the fastest supercomputers (e.g. the K computer) relied on cluster architectures.

Attributes of Cluster

A load balancing cluster with two servers and N user stations (Galician). Computer clusters may be configured for different purposes ranging from general purpose business needs such as web-service support, to computation-intensive scientific calculations. In either case, the cluster may use a high-availability approach. Note that the attributes described below are not exclusive and a "computer cluster" may also use a high-availability approach, etc. "Load-balancing" clusters are configurations in which cluster-nodes share computational workload to provide better overall performance. For example, a web server cluster may assign different queries to different nodes, so the overall response time will be optimized.[12] However, approaches to load-balancing may significantly differ among applications, e.g. a high-performance cluster used for scientific computations would balance load with different algorithms from a web-server cluster which may just use a simple round-robin method by assigning each new request to a different node.[12] Computer clusters are used for computation-intensive purposes, rather than handling IO-oriented operations such as web service or databases.[13] For instance, a computer cluster might support computational simulations of vehicle crashes or weather. Very tightly coupled computer clusters are designed for work that may approach "supercomputing". "High-availability clusters" (also known as failover clusters, or HA clusters) improve the availability of the cluster approach. They operate by having redundant nodes, which are then used to provide service when system components fail. HA cluster implementations attempt to use redundancy of cluster components to eliminate single points of failure. There are commercial implementations of High-Availability clusters for many operating systems. The Linux-HA project is one commonly used free software HA package for the Linux operating system. Continue Reading for more info on Wiki: https://en.wikipedia.org/wiki/Computer_cluster

Description “SuperBrain Rhomb.io Cluster

The system has the following parts.

The EDGE Board

  • Core
  • Module x 2
  • Monitoring

The Backplane

  • Up to 10 x Edge Interfaces for conectivity
  • Ethernet Conectivity for stack.

The Hardware

Because the system  is designed to allocate all the system in a single unit, Superbrain is a Desktop Cluster. Having the possibility to connect up to 10 edge boards, it appears to the customer to be one single computer. But having up to 10 x physical processors and depending on which core you chose, you can enjoy differing levels of performance.   The biggest differences between them are the size and the power consumption, as it may initially seem that with Superbrain you have less Gfps in one unit, but in reality you can stack to reach the desired cluster size, thereby giving you more than 5 times the power you currently enjoy.  More importantly, you will spend less money in obtaining increased power. The system is developed to allow you to swap edge boards with hotplug, leading to qucker and more streamlined system repairs.

Regarding the Software

The system can run any Linux distribution depending on the core you chose.  With x86/x64 you can use any distribution, and with ARM architecture you can use any distribution which allows ARMHF architecture. We will provide support for the Beowulf distribution in our github, ensuring it is configured and ready to use.      

The post Welcome SuperBrain made with Rhomb.io appeared first on Blog Rhomb.io.

]]>
https://blog.rhomb.io/wellcome-superbrain-made-rhomb-io/feed/ 0
Rhomb.io Socket 600 (S600) https://blog.rhomb.io/rhomb-io-socket-600-s600/ https://blog.rhomb.io/rhomb-io-socket-600-s600/#respond Wed, 08 Mar 2017 14:27:23 +0000 http://blog.rhomb.io/?p=814 This Socket for GEN.2.0 Socket Without Connector, the S600 is based on a small Serie of flexible contacts and a mechanical socket . MultiStack the sochet only need a specific footprint one side. easy to reproduce in your designs, and low cost. the module can be locked with mechanical socket or screws. S600 How [...]

The post Rhomb.io Socket 600 (S600) appeared first on Blog Rhomb.io.

]]>

This Socket for GEN.2.0 Socket Without Connector, the S600 is based on a small Serie of flexible contacts and a mechanical socket . MultiStack the sochet only need a specific footprint one side. easy to reproduce in your designs, and low cost. the module can be locked with mechanical socket or screws. [caption id="attachment_831" align="alignnone" width="995"] S600 How it Works[/caption] Up to 56Gbs the S600 is made for the second Generation of Rhomb.io and is used ARM based cores/X86/x64 basedCores.
  • Circuits (Loaded) 75 each part
  • Circuits (maximum) 75 each part
  • Color - Resin Black
  • Durability (mating cycles max) 3,000
  • Glow-Wire Compliant No
  • Lock to Mating Part Yes
  • Mated Height 0.80mm
  • Material - FR4
  • Material - Plating Mating Gold
  • Material - Plating Termination Gold
  • Net Weight 20.886/mg
  • Number of Rows 4
  • PCB Retention Yes
  • Pitch - Mating Interface 0.80mm
  • Polarized to Mating Part No
  • Polarized to PCB No
  • Stackable YES
  • Temperature Range - Operating -40°C to 155°C
Electrical Specifications
  • Current - Maximum per Contact 0.5A
  • Voltage - Maximum 50V AC/DC
Standar Rhomb.io S600

S1 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GND Conected to Ground
3 VIDEO_VD16 RGB Video Output or GPIO
4 VIDEO_VD22 RGB Video Output or GPIO
5 VIDEO_VD13 RGB Video Output or GPIO
6 VIDEO_VD1 RGB Video Output or GPIO
7 VIDEO_VD4 RGB Video Output or GPIO
8 VIDEO_VD9 RGB Video Output or GPIO
9 VIDEO_VSYNC_LDI RGB Video Output or GPIO
10 VIDEO_VD23 RGB Video Output or GPIO
11 VIDEO_VD14 RGB Video Output or GPIO
12 GND Conected to Ground
13 GND Conected to Ground
14 VIDEO_VD5 RGB Video Output or GPIO
15 VIDEO_VD10 RGB Video Output or GPIO
16 VIDEO_EN RGB Video Output or GPIO
17 VIDEO_VD20 RGB Video Output or GPIO
18 VIDEO_VD7 RGB Video Output or GPIO
19 VIDEO_VD8 RGB Video Output or GPIO
20 VIDEO_VD2 RGB Video Output or GPIO
21 VIDEO_VD21 RGB Video Output or GPIO
22 VIDEO_VD19 RGB Video Output or GPIO
23 LDO04_2V8_150mA LDO 4 Default 2V8 Max 150mA  Free use power Source
24 LDO05_1V8_150mA LDO 5 Default 1V8 Max 150mA  Free use power Source
25 GND Conected to Ground
26 GND Conected to Ground
27 VIDEO_VD15 RGB Video Output or GPIO
28 VIDEO_VD0 RGB Video Output or GPIO
29 VIDEO_CLK RGB Video Output or GPIO
30 VIDEO_VD18 RGB Video Output or GPIO
31 VIDEO_SYS_OE RGB Video Output or GPIO
32 VIDEO_VD11 RGB Video Output or GPIO
33 VIDEO_VSYNC RGB Video Output or GPIO
34 VIDEO_VD6 RGB Video Output or GPIO
35 VIDEO_HSYNC RGB Video Output or GPIO
36 VIDEO_VD12 RGB Video Output or GPIO
37 VIDEO_VD3 RGB Video Output or GPIO
38 VIDEO_VD17 RGB Video Output or GPIO
39 SLIMBUS_CLK Slimbus Port
40 SLIMBUS_DATA Slimbus Port
41 GND Conected to Ground
42 HDMI_D2_P HDMI Data / only this function
43 HDMI_D2_N HDMI Data / only this function
44 HDMI_D1_P HDMI Data / only this function
45 HDMI_D1_N HDMI Data / only this function
46 HDMI_D0_P HDMI Data / only this function
47 HDMI_D0_N HDMI Data / only this function
48 HDMI_CLK_P HDMI Clock / only this function
49 HDMI_CLK_N HDMI Clock / only this function
50 GND Conected to Ground
51 RFU
52 RFU
53 RFU
54 RFU
55 RFU
56 RFU
57 RFU
58 RFU
59 RFU
60 RFU
61 RFU
62 RFU
63 RFU
64 RFU
65 RFU
66 RFU
67 RFU
68 RFU
69 RFU
70 RFU
71 RFU
72 RFU
73 RFU
74 RFU
75 RFU

S2 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 CAN_TX Configurable GPIO/ CAN not available on exynos Core
3 CAN_RX Configurable GPIO/ CAN not available on exynos Core
4 I2S_SCLK i2s Data Interface SClock
5 RFU Configurable GPIO
6 RFU Configurable GPIO
7 I2S_LRCK i2s Data Interface LRClock
8 I2S_CDCLK i2s Data Interface CDClock
9 I2S_SDO i2s Data Interface SDO
10 I2S_SDI i2s Data Interface SDI
11 I2C1_SCL I2C Bus 1 SCL Interface
12 UART1_RXD UART Bus 1 RXDnterface
13 SPI0_CLK SPI Bus 1 CLKnterface
14 GND Conected to Ground
15 GND Conected to Ground
16 GND Conected to Ground
17 PWM_OUT2 PWM Bus 1 OUTnterface
18 PWM_OUT3 PWM Bus 1 OUT3nterface
19 SPI1_MOSI SPI Bus 1 MOSInterface
20 UART2_RXD UART Bus 2 RXDnterface
21 SPI0_MOSI SPI Bus 2 MOSInterface
22 UART1_TXD UART Bus 2 TXDnterface
23 I2C0_SDA I2C Bus 2 SDA Interface
24 SPI1_CSN SPI Bus 2 CSNnterface
25 GND Conected to Ground
26 GND Conected to Ground
27 UART2_RTSN UART Bus 2 RTSNnterface
28 SPI0_CSN SPI Bus 2 CSNnterface
29 UART0_TXD UART Bus 2 TXDnterface
30 PWM_OUT0 PWM Bus 3 OUT0nterface
31 SPI1_CLK SPI Bus 3 CLKnterface
32 PWM_OUT1 PWM Bus 3 OUT1nterface
33 UART3_RXD UART Bus 3 RXDnterface
34 I2C0_SCL I2C Bus 3 SCL Interface
35 GND Conected to Ground
36 GND Conected to Ground
37 GND Conected to Ground
38 UART0_RTSN UART Bus 3 RTSNnterface
39 SPI0_MISO SPI Bus 3 MISOnterface
40 SPI1_MISO SPI Bus 4 MISOnterface
41 UART2_CTSN UART Bus 4 CTSNnterface
42 I2C1_SDA I2C Bus 4 SDA Interface
43 UART1_CTSN UART Bus 4 CTSNnterface
44 UART0_CTSN UART Bus 4 CTSNnterface
45 UART3_TXD UART Bus 4 TXDnterface
46 UART0_RXD UART Bus 4 RXDnterface
47 UART1_RTSN UART Bus 4 RTSNnterface
48 UART2_TXD UART Bus 4 TXDnterface
49 RFU Cofigurable GPIO
50 GND Conected to Ground
51 RFU
52 RFU
53 RFU
54 RFU
55 RFU
56 RFU
57 RFU
58 RFU
59 RFU
60 RFU
61 RFU
62 RFU
63 RFU
64 RFU
65 RFU
66 RFU
67 RFU
68 RFU
69 RFU
70 RFU
71 RFU
72 RFU
73 RFU
74 RFU
75 RFU

S3 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GND Conected to Ground
3 RFU Configurable GPIO
4 RFU Configurable GPIO
5 RFU Configurable GPIO
6 RFU Configurable GPIO
7 RFU Configurable GPIO
8 RFU Configurable GPIO
9 RFU Configurable GPIO
10 RFU CLK Output
11 CLK_32KH CLK Output
12 PWR_ON Power ON Pin
13 GND Conected to Ground
14 GND Conected to Ground
15 XNMR2 PMIC Reset
16 XNMR1 PMIC Reset
17 BOOT_SW1 XOM PIN FOR BOOT CONFIGURATION
18 BOOT_SW5 XOM PIN FOR BOOT CONFIGURATION
19 BOOT_SW3 XOM PIN FOR BOOT CONFIGURATION
20 BOOT_SW2 XOM PIN FOR BOOT CONFIGURATION
21 BOOT_SW4 XOM PIN FOR BOOT CONFIGURATION
22 BOOT_SW0 XOM PIN FOR BOOT CONFIGURATION
23 GND Conected to Ground
24 GND Conected to Ground
25 VDD_SYS Power Input 3V3 to 5V0 Max 300mA
26 VDD_SYS Power Input 3V3 to 5V0 Max 300mA
27 VDD_SYS Power Input 3V3 to 5V0 Max 300mA
28 VDD_SYS Power Input 3V3 to 5V0 Max 300mA
29 VDD_SYS Power Input 3V3 to 5V0 Max 300mA
30 LDO25_3V0_150mA Free Use Power Source
31 LDO21_2V8_300mA IMASD Only Accesible Power
32 LDO26_3V0_150mA Free Use Power Source
33 LDO19_1V8_150mA Free Use Power Source
34 LDO23_3V0_300mA Free Use Power Source
35 LDO12_3V0_150mA IMASD Only Accesible Power
36 LDO24_3V0_150mA Free Use Power Source
37 LDO16_1V8_150mA IMASD Only Accesible Power
38 LDO20_1V8_150mA IMASD Only Accesible Power
39 LDO09_1V8_150mA Free Use Power Source
40 LDO11_1V8_150mA IMASD Only Accesible Power
41 BUCK8_3V3_300mA Free Use Power Source
42 BUCK8_3V3_300mA Free Use Power Source
43 BUCK8_3V3_300mA Free Use Power Source
44 LDO10_1V8_300mA IMASD Only Accesible Power
45 LDO03_1V8_300mA IMASD Only Accesible Power System
46 BUCK9_3V3_300mA Free Use Power Source
47 BUCK9_3V3_300mA Free Use Power Source
48 BUCK9_3V3_300mA Free Use Power Source
49 BUCK9_3V3_300mA Free Use Power Source
50 BUCK9_3V3_300mA Free Use Power Source
51 RFU
52 RFU
53 RFU
54 RFU
55 RFU
56 RFU
57 RFU
58 RFU
59 RFU
60 RFU
61 RFU
62 RFU
63 RFU
64 RFU
65 RFU
66 RFU
67 RFU
68 RFU
69 RFU
70 RFU
71 RFU
72 RFU
73 RFU
74 RFU
75 RFU

S4 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GND Conected to Ground
3 LDO13_1V8_150mA Free Use Power Source
4 LDO22_2V8_300mA Free Use Power Source
5 SDIO3_CMD SDIO Bus 3 Comand
6 SDIO3_CLK SDIO Bus 3 Clock
7 SDIO3_DATA1 SDIO Bus 3 Data 1
8 SDIO3_CDN SDIO Bus 3 Card Detect
9 SDIO3_DATA2 SDIO Bus 3 Data 2
10 SDIO3_DATA3 SDIO Bus 3 Data 3
11 SDIO3_DATA0 SDIO Bus 3 Data 0
12 GND Conected to Ground
13 RFU
14 USB3_HOST_OC
15 USB3_HOST_EN
16 GND Conected to Ground
17 USB2_HOST_N  USB From SMSC3505 Negative
18 USB2_HOST_P  USB From SMSC3506 Positive
19 GND Conected to Ground
20 USB3_HOST_N  USB From SMSC3505 Negative
21 USB3_HOST_P  USB From SMSC3506 Positive
22 GND Conected to Ground
23 USB1_HOST_N  USB From SMSC3505 Negative
24 USB1_HOST_P  USB From SMSC3506 Positive
25 GND Conected to Ground
26 GND Conected to Ground
27 SDIO1_DATA1 SDIO Bus 1 Data 1 / Configurable GPIO
28 SDIO1_CLK SDIO Bus 1 Clock / Configurable GPIO
29 SDIO1_DATA2 SDIO Bus 1 Data 2 / Configurable GPIO
30 SDIO1_CDN SDIO Bus 1 Card Detect / Configurable GPIO
31 SDIO1_DATA0 SDIO Bus 1 Data 0 / Configurable GPIO
32 SDIO1_CMD SDIO Bus 1 Comand / Configurable GPIO
33 SDIO1_DATA3 SDIO Bus 1 Data 3/ Configurable GPIO
34 SDIO0_DATA0 SDIO Bus 0 Data 0/ Configurable GPIO
35 SDIO0_DATA1 SDIO Bus 0 Data 1/ Configurable GPIO
36 SDIO0_CLK SDIO Bus 0 Clock/ Configurable GPIO
37 SDIO0_DATA2 SDIO Bus 0 Data 2/ Configurable GPIO
38 SDIO0_DATA3 SDIO Bus 0 Data 3/ Configurable GPIO
39 SDIO0_CDN SDIO Bus 0 Card Detect/ Configurable GPIO
40 SDIO0_CMD SDIO Bus 0 Comand/ Configurable GPIO
41 SDIO2_DATA3 SDIO Bus 2 Data 3 / Configurable GPIO
42 SDIO2_CLK SDIO Bus 2 Clock / Configurable GPIO
43 SDIO2_DATA1 SDIO Bus 2 Data 1 / Configurable GPIO
44 SDIO2_DATA2 SDIO Bus 2 Data 2 / Configurable GPIO
45 SDIO2_CMD SDIO Bus 2 Comand / Configurable GPIO
46 SDIO2_DATA0 SDIO Bus 2 Data 0 / Configurable GPIO
47 SDIO2_CDN SDIO Bus 2 Card Detect / Configurable GPIO
48 VDD_SYS Power Input 3V3 to 5V0 Max 300mA
49 VDD_SYS Power Input 3V3 to 5V0 Max 300mA
50 VDD_SYS Power Input 3V3 to 5V0 Max 300mA
51 RFU
52 RFU
53 RFU
54 RFU
55 RFU
56 RFU
57 RFU
58 RFU
59 RFU
60 RFU
61 RFU
62 RFU
63 RFU
64 RFU
65 RFU
66 RFU
67 RFU
68 RFU
69 RFU
70 RFU
71 RFU
72 RFU
73 RFU
74 RFU
75 RFU

S5 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GND Conected to Ground
3 HSIC_DATA HSIC Data Bus
4 HSIC_STROBE HSIC Strobe Bus
5 GND Conected to Ground
6 XEINT15 Configurable GPIO / Interrupt
7 XEINT14 Configurable GPIO / Interrupt
8 XEINT13 Configurable GPIO / Interrupt
9 XEINT12 Configurable GPIO / Interrupt
10 XEINT11 Configurable GPIO / Interrupt
11 XEINT10 Configurable GPIO / Interrupt
12 XEINT09 Configurable GPIO / Interrupt
13 XEINT08 Configurable GPIO / Interrupt
14 XEINT07 Configurable GPIO / Interrupt
15 XEINT06 Configurable GPIO / Interrupt
16 XEINT05 Configurable GPIO / Interrupt
17 XEINT04 Configurable GPIO / Interrupt
18 XEINT03 Configurable GPIO / Interrupt
19 XEINT02 Configurable GPIO / Interrupt
20 XEINT01 Configurable GPIO / Interrupt
21 RST_OUT
22 XEINT00 Configurable GPIO / Interrupt
23 RST_RESET
24 GND Conected to Ground
25 GND Conected to Ground
26 GND Conected to Ground
27 GPIO01 Configurable GPIO
28 GPIO02 Configurable GPIO
29 GND Conected to Ground
30 GND Conected to Ground
31 GPIO03 Configurable GPIO
32 GPIO00 Configurable GPIO
33 HSIC_OC
34 JTAG_TMS
35 GPIO04 Configurable GPIO
36 GPIO05 Configurable GPIO
37 JTAG_TRSTN
38 HSIC_PWREN
39 JTAG_TDI
40 JTAG_CLK
41 JTAG_TDO
42 GND Conected to Ground
43 USB_OTG_P
44 USB_OTG_N
45 GND Conected to Ground
46 USB_OTG_DRVBUS
47 JTAG_NRST
48 USB_OTG_VBUS
49 USB_OTG_ID
50 RFU
51 RFU
52 RFU
53 RFU
54 RFU
55 RFU
56 RFU
57 RFU
58 RFU
59 RFU
60 RFU
61 RFU
62 RFU
63 RFU
64 RFU
65 RFU
66 RFU
67 RFU
68 RFU
69 RFU
70 RFU
71 RFU
72 RFU
73 RFU
74 RFU
75 RFU

S6 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GPIO06
3 GND Conected to Ground
4 LDO17_1V2_300mA
5 GND Conected to Ground
6 AD_IN3  ADC Port 3
7 AD_IN0  ADC Port 0
8 AD_IN2  ADC Port 2
9 AD_IN1  ADC Port 1
10 GND Conected to Ground
11 RFU Configurable GPIO
12 RFU Configurable GPIO
13 RFU Configurable GPIO
14 RFU Configurable GPIO
15 RFU Configurable GPIO
16 RFU Configurable GPIO
17 RFU Configurable GPIO
18 RFU Configurable GPIO
19 RFU Configurable GPIO
20 RFU Configurable GPIO
21 RFU Configurable GPIO
22 RFU Configurable GPIO
23 RFU Configurable GPIO
24 GND Conected to Ground
25 GND Conected to Ground
26 GND Conected to Ground
27 RFU
28 MIPI_DSI_D0_N
29 MIPI_DSI_D0_P
30 MIPI_DSI_D1_N
31 MIPI_DSI_D1_P
32 MIPI_DSI_CLK_N
33 MIPI_DSI_CLK_P
34 MIPI_DSI_D2_N
35 MIPI_DSI_D2_P
36 MIPI_DSI_D3_N
37 MIPI_DSI_D3_P
38 GND Conected to Ground
39 MIPI_CSI1_D0_N
40 MIPI_CSI1_D0_P
41 MIPI_CSI1_D1_N
42 MIPI_CSI1_D1_P
43 MIPI_CSI1_CLK_N
44 MIPI_CSI1_CLK_P
45 MIPI_CSI1_D2_N
46 MIPI_CSI1_D2_P
47 MIPI_CSI1_D3_N
48 MIPI_CSI1_D3_P
49 RFU
50 GND Conected to Ground
51 RFU
52 RFU
53 RFU
54 RFU
55 RFU
56 RFU
57 RFU
58 RFU
59 RFU
60 RFU
61 RFU
62 RFU
63 RFU
64 RFU
65 RFU
66 RFU
67 RFU
68 RFU
69 RFU
70 RFU
71 RFU
72 RFU
73 RFU
74 RFU
75 RFU

S7 Connector

Pin Number Pin_Name Description
1 NAND_CS0
2 NAND_CS1
3 NAND_CS2
4 NAND_CS3
5 NAND_ALE
6 NAND_CLE
7 NAND_NWP
8 NAND_RB
9 GND
10 SATA_RX_N
11 SATA_RX_P
12 GND
13 PCIE_RX_N
14 PCIE_RX_P
15 PCIE_WAKE
16 ETH_MDC
17 ETH_MDIO
18 ETH_REFCLK
19 ETH_RXDV
20 ETH_RXD3
21 ETH_RXD2
22 ETH_RXD1
23 ETH_RXD0
24 ETH_RXCLK
25 GND
26 GND
27 ETH_TXCLK
28 ETH_TXD0
29 ETH_TXD1
30 ETH_TXD2
31 ETH_TXD3
32 ETH_TXDEN
33 ETH_INT
34 GND
35 PCIE_CLK_N
36 PCIE_CLK_P
37 PCIE_TX_N
38 PCIE_TX_P
39 GND
40 SATA_TX_N
41 SATA_TX_P
42 GND
43 NAND_D0
44 NAND_D1
45 NAND_D2
46 NAND_D3
47 NAND_D4
48 NAND_D5
49 NAND_D6
50 NAND_D7
51 RFU
52 RFU
53 RFU
54 RFU
55 RFU
56 RFU
57 RFU
58 RFU
59 RFU
60 RFU
61 RFU
62 RFU
63 RFU
64 RFU
65 RFU
66 RFU
67 RFU
68 RFU
69 RFU
70 RFU
71 RFU
72 RFU
73 RFU
74 RFU
75 RFU

S8 Connector

Pin Number Pin_Name Description
1 BUCK8_3V3_300mA Free Use Power Source
2 BUCK8_3V3_300mA Free Use Power Source
3 GPIO41 Configurable GPIO
4 GND Conected to Ground
5 GPIO40 Configurable GPIO
6 GPIO39 Configurable GPIO
7 GPIO38 Configurable GPIO
8 LDO14_1V8_150mA Free Use Power Source
9 GND Conected to Ground
10 GPIO37 Configurable GPIO
11 GPIO36 Configurable GPIO
12 GPIO35 Configurable GPIO
13 GPIO34 Configurable GPIO
14 GPIO33 Configurable GPIO
15 GPIO32 Configurable GPIO
16 GPIO31 Configurable GPIO
17 GPIO30 Configurable GPIO
18 GND Conected to Ground
19 MIPI_CSI2_D1_P
20 MIPI_CSI2_D1_N
21 MIPI_CSI2_CLK_P
22 MIPI_CSI2_CLK_N
23 MIPI_CSI2_D0_P
24 MIPI_CSI2_D0_N
25 GND Conected to Ground
26 GND Conected to Ground
27 GPIO07 Configurable GPIO
28 GPIO08 Configurable GPIO
29 GPIO09 Configurable GPIO
30 GPIO10 Configurable GPIO
31 GPIO11 Configurable GPIO
32 GPIO12 Configurable GPIO
33 GPIO13 Configurable GPIO
34 GPIO14 Configurable GPIO
35 GPIO15 Configurable GPIO
36 GPIO16 Configurable GPIO
37 GPIO17 Configurable GPIO
38 GPIO18 Configurable GPIO
39 GPIO19 Configurable GPIO
40 GPIO20 Configurable GPIO
41 GPIO21 Configurable GPIO
42 GPIO22 Configurable GPIO
43 GPIO23 Configurable GPIO
44 GPIO24 Configurable GPIO
45 GPIO25 Configurable GPIO
46 GPIO26 Configurable GPIO
47 GPIO27 Configurable GPIO
48 GPIO28 Configurable GPIO
49 GPIO29 Configurable GPIO
50 GND Conected to Ground
51 RFU
52 RFU
53 RFU
54 RFU
55 RFU
56 RFU
57 RFU
58 RFU
59 RFU
60 RFU
61 RFU
62 RFU
63 RFU
64 RFU
65 RFU
66 RFU
67 RFU
68 RFU
69 RFU
70 RFU
71 RFU
72 RFU
73 RFU
74 RFU
75 RFU

Disclaimer rhomb reserves the right to make corrections, enhancements, improvements and other changes to its products and services, and to discontinue any product or service. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All the hardware products are sold subject to rhomb terms and conditions of sale supplied at the time of order acknowledgment. All brand names, trademarks and registered trademarks belong to their respective owners. We are constantly striving to improve the quality of our technical notes. If you find an error or omission please let us know. Email us at: developers@rhomb.io

The post Rhomb.io Socket 600 (S600) appeared first on Blog Rhomb.io.

]]>
https://blog.rhomb.io/rhomb-io-socket-600-s600/feed/ 0
Rhomb.io Socket 500 (S500) https://blog.rhomb.io/rhomb-io-socket-500-s500/ https://blog.rhomb.io/rhomb-io-socket-500-s500/#respond Wed, 08 Mar 2017 13:48:48 +0000 http://blog.rhomb.io/?p=797 This Socket for GEN.1.1 Socket with Mechanical conectivity, 10 Male Connectors on Botom and 10 Connectors on Board. Mechanical interfacing Manufactured by Molex, it warrants the integrity of the signal in the socket. Up to 5Gbs the S500 is made for the first Generation of Rhomb.io and is used ARM based cores/X86/x64 basedCores. Direct Compatible [...]

The post Rhomb.io Socket 500 (S500) appeared first on Blog Rhomb.io.

]]>

This Socket for GEN.1.1 Socket with Mechanical conectivity, 10 Male Connectors on Botom and 10 Connectors on Board. Mechanical interfacing Manufactured by Molex, it warrants the integrity of the signal in the socket. Up to 5Gbs the S500 is made for the first Generation of Rhomb.io and is used ARM based cores/X86/x64 basedCores. Direct Compatible with S400 Socket Connector Specifications Physical Specifications
  • Breakaway No
  • Circuits (Loaded) 50
  • Circuits (maximum) 50
  • Color - Resin Black
  • Durability (mating cycles max) 100
  • Glow-Wire Compliant No
  • Lock to Mating Part Yes
  • Mated Height 0.80mm
  • Material - Metal Copper Alloy
  • Material - Plating Mating Gold
  • Material - Plating Termination Gold
  • Net Weight 20.886/mg
  • Number of Rows 2
  • Orientation Vertical
  • PCB Locator No
  • PCB Retention Yes
  • Pitch - Mating Interface 0.30mm
  • Polarized to Mating Part No
  • Polarized to PCB No
  • Stackable No
  • Temperature Range - Operating -40°C to 125°C
Electrical Specifications
  • Current - Maximum per Contact 0.3A
  • Voltage - Maximum 50V AC/DC
      Standar Rhomb.io S500

J1 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GND Conected to Ground
3 VIDEO_VD16 RGB Video Output or GPIO
4 VIDEO_VD22 RGB Video Output or GPIO
5 VIDEO_VD13 RGB Video Output or GPIO
6 VIDEO_VD1 RGB Video Output or GPIO
7 VIDEO_VD4 RGB Video Output or GPIO
8 VIDEO_VD9 RGB Video Output or GPIO
9 VIDEO_VSYNC_LDI RGB Video Output or GPIO
10 VIDEO_VD23 RGB Video Output or GPIO
11 VIDEO_VD14 RGB Video Output or GPIO
12 GND Conected to Ground
13 GND Conected to Ground
14 VIDEO_VD5 RGB Video Output or GPIO
15 VIDEO_VD10 RGB Video Output or GPIO
16 VIDEO_EN RGB Video Output or GPIO
17 VIDEO_VD20 RGB Video Output or GPIO
18 VIDEO_VD7 RGB Video Output or GPIO
19 VIDEO_VD8 RGB Video Output or GPIO
20 VIDEO_VD2 RGB Video Output or GPIO
21 VIDEO_VD21 RGB Video Output or GPIO
22 VIDEO_VD19 RGB Video Output or GPIO
23 LDO04_2V8_150mA LDO 4 Default 2V8 Max 150mA  Free use power Source
24 LDO05_1V8_150mA LDO 5 Default 1V8 Max 150mA  Free use power Source
25 GND Conected to Ground
26 GND Conected to Ground
27 VIDEO_VD15 RGB Video Output or GPIO
28 VIDEO_VD0 RGB Video Output or GPIO
29 VIDEO_CLK RGB Video Output or GPIO
30 VIDEO_VD18 RGB Video Output or GPIO
31 VIDEO_SYS_OE RGB Video Output or GPIO
32 VIDEO_VD11 RGB Video Output or GPIO
33 VIDEO_VSYNC RGB Video Output or GPIO
34 VIDEO_VD6 RGB Video Output or GPIO
35 VIDEO_HSYNC RGB Video Output or GPIO
36 VIDEO_VD12 RGB Video Output or GPIO
37 VIDEO_VD3 RGB Video Output or GPIO
38 VIDEO_VD17 RGB Video Output or GPIO
39 SLIMBUS_CLK Slimbus Port
40 SLIMBUS_DATA Slimbus Port
41 GND Conected to Ground
42 HDMI_D2_P HDMI Data / only this function
43 HDMI_D2_N HDMI Data / only this function
44 HDMI_D1_P HDMI Data / only this function
45 HDMI_D1_N HDMI Data / only this function
46 HDMI_D0_P HDMI Data / only this function
47 HDMI_D0_N HDMI Data / only this function
48 HDMI_CLK_P HDMI Clock / only this function
49 HDMI_CLK_N HDMI Clock / only this function
50 GND Conected to Ground

J2 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 CAN_TX Configurable GPIO/ CAN not available on exynos Core
3 CAN_RX Configurable GPIO/ CAN not available on exynos Core
4 I2S_SCLK i2s Data Interface SClock
5 RFU Configurable GPIO
6 RFU Configurable GPIO
7 I2S_LRCK i2s Data Interface LRClock
8 I2S_CDCLK i2s Data Interface CDClock
9 I2S_SDO i2s Data Interface SDO
10 I2S_SDI i2s Data Interface SDI
11 I2C1_SCL I2C Bus 1 SCL Interface
12 UART1_RXD UART Bus 1 RXDnterface
13 SPI0_CLK SPI Bus 1 CLKnterface
14 GND Conected to Ground
15 GND Conected to Ground
16 GND Conected to Ground
17 PWM_OUT2 PWM Bus 1 OUTnterface
18 PWM_OUT3 PWM Bus 1 OUT3nterface
19 SPI1_MOSI SPI Bus 1 MOSInterface
20 UART2_RXD UART Bus 2 RXDnterface
21 SPI0_MOSI SPI Bus 2 MOSInterface
22 UART1_TXD UART Bus 2 TXDnterface
23 I2C0_SDA I2C Bus 2 SDA Interface
24 SPI1_CSN SPI Bus 2 CSNnterface
25 GND Conected to Ground
26 GND Conected to Ground
27 UART2_RTSN UART Bus 2 RTSNnterface
28 SPI0_CSN SPI Bus 2 CSNnterface
29 UART0_TXD UART Bus 2 TXDnterface
30 PWM_OUT0 PWM Bus 3 OUT0nterface
31 SPI1_CLK SPI Bus 3 CLKnterface
32 PWM_OUT1 PWM Bus 3 OUT1nterface
33 UART3_RXD UART Bus 3 RXDnterface
34 I2C0_SCL I2C Bus 3 SCL Interface
35 GND Conected to Ground
36 GND Conected to Ground
37 GND Conected to Ground
38 UART0_RTSN UART Bus 3 RTSNnterface
39 SPI0_MISO SPI Bus 3 MISOnterface
40 SPI1_MISO SPI Bus 4 MISOnterface
41 UART2_CTSN UART Bus 4 CTSNnterface
42 I2C1_SDA I2C Bus 4 SDA Interface
43 UART1_CTSN UART Bus 4 CTSNnterface
44 UART0_CTSN UART Bus 4 CTSNnterface
45 UART3_TXD UART Bus 4 TXDnterface
46 UART0_RXD UART Bus 4 RXDnterface
47 UART1_RTSN UART Bus 4 RTSNnterface
48 UART2_TXD UART Bus 4 TXDnterface
49 RFU Cofigurable GPIO
50 GND Conected to Ground

J3 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GND Conected to Ground
3 RFU Configurable GPIO
4 RFU Configurable GPIO
5 RFU Configurable GPIO
6 RFU Configurable GPIO
7 RFU Configurable GPIO
8 RFU Configurable GPIO
9 RFU Configurable GPIO
10 RFU CLK Output
11 CLK_32KH CLK Output
12 PWR_ON Power ON Pin
13 GND Conected to Ground
14 GND Conected to Ground
15 XNMR2 PMIC Reset
16 XNMR1 PMIC Reset
17 BOOT_SW1 XOM PIN FOR BOOT CONFIGURATION
18 BOOT_SW5 XOM PIN FOR BOOT CONFIGURATION
19 BOOT_SW3 XOM PIN FOR BOOT CONFIGURATION
20 BOOT_SW2 XOM PIN FOR BOOT CONFIGURATION
21 BOOT_SW4 XOM PIN FOR BOOT CONFIGURATION
22 BOOT_SW0 XOM PIN FOR BOOT CONFIGURATION
23 GND Conected to Ground
24 GND Conected to Ground
25 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
26 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
27 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
28 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
29 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
30 LDO25_3V0_150mA Free Use Power Source
31 LDO21_2V8_300mA IMASD Only Accesible Power
32 LDO26_3V0_150mA Free Use Power Source
33 LDO19_1V8_150mA Free Use Power Source
34 LDO23_3V0_300mA Free Use Power Source
35 LDO12_3V0_150mA IMASD Only Accesible Power
36 LDO24_3V0_150mA Free Use Power Source
37 LDO16_1V8_150mA IMASD Only Accesible Power
38 LDO20_1V8_150mA IMASD Only Accesible Power
39 LDO09_1V8_150mA Free Use Power Source
40 LDO11_1V8_150mA IMASD Only Accesible Power
41 BUCK8_3V3_300mA Free Use Power Source
42 BUCK8_3V3_300mA Free Use Power Source
43 BUCK8_3V3_300mA Free Use Power Source
44 LDO10_1V8_300mA IMASD Only Accesible Power
45 LDO03_1V8_300mA IMASD Only Accesible Power System
46 BUCK9_3V3_300mA Free Use Power Source
47 BUCK9_3V3_300mA Free Use Power Source
48 BUCK9_3V3_300mA Free Use Power Source
49 BUCK9_3V3_300mA Free Use Power Source
50 BUCK9_3V3_300mA Free Use Power Source

J4 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GND Conected to Ground
3 LDO13_1V8_150mA Free Use Power Source
4 LDO22_2V8_300mA Free Use Power Source
5 SDIO3_CMD SDIO Bus 3 Comand
6 SDIO3_CLK SDIO Bus 3 Clock
7 SDIO3_DATA1 SDIO Bus 3 Data 1
8 SDIO3_CDN SDIO Bus 3 Card Detect
9 SDIO3_DATA2 SDIO Bus 3 Data 2
10 SDIO3_DATA3 SDIO Bus 3 Data 3
11 SDIO3_DATA0 SDIO Bus 3 Data 0
12 GND Conected to Ground
13 RFU
14 USB3_HOST_OC
15 USB3_HOST_EN
16 GND Conected to Ground
17 USB2_HOST_N  USB From SMSC3505 Negative
18 USB2_HOST_P  USB From SMSC3506 Positive
19 GND Conected to Ground
20 USB3_HOST_N  USB From SMSC3505 Negative
21 USB3_HOST_P  USB From SMSC3506 Positive
22 GND Conected to Ground
23 USB1_HOST_N  USB From SMSC3505 Negative
24 USB1_HOST_P  USB From SMSC3506 Positive
25 GND Conected to Ground
26 GND Conected to Ground
27 SDIO1_DATA1 SDIO Bus 1 Data 1 / Configurable GPIO
28 SDIO1_CLK SDIO Bus 1 Clock / Configurable GPIO
29 SDIO1_DATA2 SDIO Bus 1 Data 2 / Configurable GPIO
30 SDIO1_CDN SDIO Bus 1 Card Detect / Configurable GPIO
31 SDIO1_DATA0 SDIO Bus 1 Data 0 / Configurable GPIO
32 SDIO1_CMD SDIO Bus 1 Comand / Configurable GPIO
33 SDIO1_DATA3 SDIO Bus 1 Data 3/ Configurable GPIO
34 SDIO0_DATA0 SDIO Bus 0 Data 0/ Configurable GPIO
35 SDIO0_DATA1 SDIO Bus 0 Data 1/ Configurable GPIO
36 SDIO0_CLK SDIO Bus 0 Clock/ Configurable GPIO
37 SDIO0_DATA2 SDIO Bus 0 Data 2/ Configurable GPIO
38 SDIO0_DATA3 SDIO Bus 0 Data 3/ Configurable GPIO
39 SDIO0_CDN SDIO Bus 0 Card Detect/ Configurable GPIO
40 SDIO0_CMD SDIO Bus 0 Comand/ Configurable GPIO
41 SDIO2_DATA3 SDIO Bus 2 Data 3 / Configurable GPIO
42 SDIO2_CLK SDIO Bus 2 Clock / Configurable GPIO
43 SDIO2_DATA1 SDIO Bus 2 Data 1 / Configurable GPIO
44 SDIO2_DATA2 SDIO Bus 2 Data 2 / Configurable GPIO
45 SDIO2_CMD SDIO Bus 2 Comand / Configurable GPIO
46 SDIO2_DATA0 SDIO Bus 2 Data 0 / Configurable GPIO
47 SDIO2_CDN SDIO Bus 2 Card Detect / Configurable GPIO
48 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
49 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
50 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA

J5 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GND Conected to Ground
3 HSIC_DATA HSIC Data Bus
4 HSIC_STROBE HSIC Strobe Bus
5 GND Conected to Ground
6 XEINT15 Configurable GPIO / Interrupt
7 XEINT14 Configurable GPIO / Interrupt
8 XEINT13 Configurable GPIO / Interrupt
9 XEINT12 Configurable GPIO / Interrupt
10 XEINT11 Configurable GPIO / Interrupt
11 XEINT10 Configurable GPIO / Interrupt
12 XEINT09 Configurable GPIO / Interrupt
13 XEINT08 Configurable GPIO / Interrupt
14 XEINT07 Configurable GPIO / Interrupt
15 XEINT06 Configurable GPIO / Interrupt
16 XEINT05 Configurable GPIO / Interrupt
17 XEINT04 Configurable GPIO / Interrupt
18 XEINT03 Configurable GPIO / Interrupt
19 XEINT02 Configurable GPIO / Interrupt
20 XEINT01 Configurable GPIO / Interrupt
21 RST_OUT
22 XEINT00 Configurable GPIO / Interrupt
23 RST_RESET
24 GND Conected to Ground
25 GND Conected to Ground
26 GND Conected to Ground
27 GPIO01 Configurable GPIO
28 GPIO02 Configurable GPIO
29 GND Conected to Ground
30 GND Conected to Ground
31 GPIO03 Configurable GPIO
32 GPIO00 Configurable GPIO
33 HSIC_OC
34 JTAG_TMS
35 GPIO04 Configurable GPIO
36 GPIO05 Configurable GPIO
37 JTAG_TRSTN
38 HSIC_PWREN
39 JTAG_TDI
40 JTAG_CLK
41 JTAG_TDO
42 GND Conected to Ground
43 USB_OTG_P
44 USB_OTG_N
45 GND Conected to Ground
46 USB_OTG_DRVBUS
47 JTAG_NRST
48 USB_OTG_VBUS
49 USB_OTG_ID
50 RFU

J6 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GPIO06
3 GND Conected to Ground
4 LDO17_1V2_300mA
5 GND Conected to Ground
6 AD_IN3  ADC Port 3
7 AD_IN0  ADC Port 0
8 AD_IN2  ADC Port 2
9 AD_IN1  ADC Port 1
10 GND Conected to Ground
11 RFU Configurable GPIO
12 RFU Configurable GPIO
13 RFU Configurable GPIO
14 RFU Configurable GPIO
15 RFU Configurable GPIO
16 RFU Configurable GPIO
17 RFU Configurable GPIO
18 RFU Configurable GPIO
19 RFU Configurable GPIO
20 RFU Configurable GPIO
21 RFU Configurable GPIO
22 RFU Configurable GPIO
23 RFU Configurable GPIO
24 GND Conected to Ground
25 GND Conected to Ground
26 GND Conected to Ground
27 RFU
28 MIPI_DSI_D0_N
29 MIPI_DSI_D0_P
30 MIPI_DSI_D1_N
31 MIPI_DSI_D1_P
32 MIPI_DSI_CLK_N
33 MIPI_DSI_CLK_P
34 MIPI_DSI_D2_N
35 MIPI_DSI_D2_P
36 MIPI_DSI_D3_N
37 MIPI_DSI_D3_P
38 GND Conected to Ground
39 MIPI_CSI1_D0_N
40 MIPI_CSI1_D0_P
41 MIPI_CSI1_D1_N
42 MIPI_CSI1_D1_P
43 MIPI_CSI1_CLK_N
44 MIPI_CSI1_CLK_P
45 MIPI_CSI1_D2_N
46 MIPI_CSI1_D2_P
47 MIPI_CSI1_D3_N
48 MIPI_CSI1_D3_P
49 RFU
50 GND Conected to Ground

J7 Connector

Pin Number Pin_Name Description
1 NAND_CS0
2 NAND_CS1
3 NAND_CS2
4 NAND_CS3
5 NAND_ALE
6 NAND_CLE
7 NAND_NWP
8 NAND_RB
9 GND
10 SATA_RX_N
11 SATA_RX_P
12 GND
13 PCIE_RX_N
14 PCIE_RX_P
15 PCIE_WAKE
16 ETH_MDC
17 ETH_MDIO
18 ETH_REFCLK
19 ETH_RXDV
20 ETH_RXD3
21 ETH_RXD2
22 ETH_RXD1
23 ETH_RXD0
24 ETH_RXCLK
25 GND
26 GND
27 ETH_TXCLK
28 ETH_TXD0
29 ETH_TXD1
30 ETH_TXD2
31 ETH_TXD3
32 ETH_TXDEN
33 ETH_INT
34 GND
35 PCIE_CLK_N
36 PCIE_CLK_P
37 PCIE_TX_N
38 PCIE_TX_P
39 GND
40 SATA_TX_N
41 SATA_TX_P
42 GND
43 NAND_D0
44 NAND_D1
45 NAND_D2
46 NAND_D3
47 NAND_D4
48 NAND_D5
49 NAND_D6
50 NAND_D7

J8 Connector

Pin Number Pin_Name Description
1 BUCK8_3V3_300mA Free Use Power Source
2 BUCK8_3V3_300mA Free Use Power Source
3 GPIO41 Configurable GPIO
4 GND Conected to Ground
5 GPIO40 Configurable GPIO
6 GPIO39 Configurable GPIO
7 GPIO38 Configurable GPIO
8 LDO14_1V8_150mA Free Use Power Source
9 GND Conected to Ground
10 GPIO37 Configurable GPIO
11 GPIO36 Configurable GPIO
12 GPIO35 Configurable GPIO
13 GPIO34 Configurable GPIO
14 GPIO33 Configurable GPIO
15 GPIO32 Configurable GPIO
16 GPIO31 Configurable GPIO
17 GPIO30 Configurable GPIO
18 GND Conected to Ground
19 MIPI_CSI2_D1_P
20 MIPI_CSI2_D1_N
21 MIPI_CSI2_CLK_P
22 MIPI_CSI2_CLK_N
23 MIPI_CSI2_D0_P
24 MIPI_CSI2_D0_N
25 GND Conected to Ground
26 GND Conected to Ground
27 GPIO07 Configurable GPIO
28 GPIO08 Configurable GPIO
29 GPIO09 Configurable GPIO
30 GPIO10 Configurable GPIO
31 GPIO11 Configurable GPIO
32 GPIO12 Configurable GPIO
33 GPIO13 Configurable GPIO
34 GPIO14 Configurable GPIO
35 GPIO15 Configurable GPIO
36 GPIO16 Configurable GPIO
37 GPIO17 Configurable GPIO
38 GPIO18 Configurable GPIO
39 GPIO19 Configurable GPIO
40 GPIO20 Configurable GPIO
41 GPIO21 Configurable GPIO
42 GPIO22 Configurable GPIO
43 GPIO23 Configurable GPIO
44 GPIO24 Configurable GPIO
45 GPIO25 Configurable GPIO
46 GPIO26 Configurable GPIO
47 GPIO27 Configurable GPIO
48 GPIO28 Configurable GPIO
49 GPIO29 Configurable GPIO
50 GND Conected to Ground

J15 Connector

Pin Number Pin_Name Description
1 GND
2 USB302RX_P
3 USB302RX_N
4 GND
5 USB302TX_P
6 USB302TX_N
7 GND
8 USB302D_P
9 USB302D_N
10 GND
11 USB303RX_P
12 USB303RX_N
13 GND
14 USB303TX_P
15 USB303TX_N
16 GND
17 USB303D_P
18 USB303D_N
19 GND
20 RFU
21 RFU
22 RFU
23 RFU
24 RFU
25 GND
26 GND
27 RFU
28 RFU
29 GND
30 HDMI2_D2_P
31 HDMI2_D2_N
32 GND
33 HDMI2_D1_P
34 HDMI2_D1_N
35 GND
36 HDMI2_D0_P
37 HDMI2_D0_N
38 GND
39 HDMI2_CLK_P
40 HDMI2_CLK_N
41 GND
42 USB301D_P
43 USB301D_P
44 GND
45 USB301TX_N
46 USB301TX_P
47 GND
48 USB301RX_N
49 USB301RX_P
50 GND

J16 Connector

Pin Number Pin_Name Description
1 GND GROUND
2 GND GROUND
3 GND GROUND
4 GND GROUND
5 GND GROUND
6 GND GROUND
7 GND GROUND
8 GND GROUND
9 GND GROUND
10 GND GROUND
11 GND GROUND
12 GND GROUND
13 GND GROUND
14 GND GROUND
15 GND GROUND
16 GND GROUND
17 GND GROUND
18 GND GROUND
19 GND GROUND
20 GND GROUND
21 GND GROUND
22 GND GROUND
23 GND GROUND
24 GND GROUND
25 GND GROUND
26 VDD_SYS FROM 2V75 TO 5V5
27 VDD_SYS FROM 2V75 TO 5V5
28 VDD_SYS FROM 2V75 TO 5V5
29 VDD_SYS FROM 2V75 TO 5V5
30 VDD_SYS FROM 2V75 TO 5V5
31 VDD_SYS FROM 2V75 TO 5V5
32 VDD_SYS FROM 2V75 TO 5V5
33 VDD_SYS FROM 2V75 TO 5V5
34 VDD_SYS FROM 2V75 TO 5V5
35 VDD_SYS FROM 2V75 TO 5V5
36 VDD_SYS FROM 2V75 TO 5V5
37 VDD_SYS FROM 2V75 TO 5V5
38 VDD_SYS FROM 2V75 TO 5V5
39 VDD_SYS FROM 2V75 TO 5V5
40 VDD_SYS FROM 2V75 TO 5V5
41 VDD_SYS FROM 2V75 TO 5V5
42 VDD_SYS FROM 2V75 TO 5V5
43 VDD_SYS FROM 2V75 TO 5V5
44 VDD_SYS FROM 2V75 TO 5V5
45 VDD_SYS FROM 2V75 TO 5V5
46 VDD_SYS FROM 2V75 TO 5V5
47 VDD_SYS FROM 2V75 TO 5V5
48 VDD_SYS FROM 2V75 TO 5V5
49 VDD_SYS FROM 2V75 TO 5V5
50 VDD_SYS FROM 2V75 TO 5V5

Layout

[caption id="attachment_828" align="alignnone" width="176"] S500 How it looks[/caption]

Disclaimer

rhomb reserves the right to make corrections, enhancements, improvements and other changes to its products and services, and to discontinue any product or service. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All the hardware products are sold subject to rhomb terms and conditions of sale supplied at the time of order acknowledgment. All brand names, trademarks and registered trademarks belong to their respective owners. We are constantly striving to improve the quality of our technical notes. If you find an error or omission please let us know. Email us at: developers@rhomb.io

The post Rhomb.io Socket 500 (S500) appeared first on Blog Rhomb.io.

]]>
https://blog.rhomb.io/rhomb-io-socket-500-s500/feed/ 0
Rhomb.io Socket 400 (S400) https://blog.rhomb.io/rhomb-io-socket-400-s400/ https://blog.rhomb.io/rhomb-io-socket-400-s400/#respond Wed, 08 Mar 2017 13:45:13 +0000 http://blog.rhomb.io/?p=817 This Socket for GEN.1.0 Socket with Mechanical conectivity, 8 Male Connectors on Botom and 8 Connectors on Board. Mechanical interfacing Manufactured by Molex, it warrants the integrity of the signal in the socket. Up to 5Gbs the S400 is made for the first Generation of Rhomb.io and is used ARM based cores/X86/x64 basedCores. Connector Specifications [...]

The post Rhomb.io Socket 400 (S400) appeared first on Blog Rhomb.io.

]]>

This Socket for GEN.1.0 Socket with Mechanical conectivity, 8 Male Connectors on Botom and 8 Connectors on Board. Mechanical interfacing Manufactured by Molex, it warrants the integrity of the signal in the socket. Up to 5Gbs the S400 is made for the first Generation of Rhomb.io and is used ARM based cores/X86/x64 basedCores. Connector Specifications Physical Specifications
  • Breakaway No
  • Circuits (Loaded) 50
  • Circuits (maximum) 50
  • Color - Resin Black
  • Durability (mating cycles max) 100
  • Glow-Wire Compliant No
  • Lock to Mating Part Yes
  • Mated Height 0.80mm
  • Material - Metal Copper Alloy
  • Material - Plating Mating Gold
  • Material - Plating Termination Gold
  • Net Weight 20.886/mg
  • Number of Rows 2
  • Orientation Vertical
  • PCB Locator No
  • PCB Retention Yes
  • Pitch - Mating Interface 0.30mm
  • Polarized to Mating Part No
  • Polarized to PCB No
  • Stackable No
  • Temperature Range - Operating -40°C to 125°C
Electrical Specifications
  • Current - Maximum per Contact 0.3A
  • Voltage - Maximum 50V AC/DC
Standar Rhomb.io S500

J1 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GND Conected to Ground
3 VIDEO_VD16 RGB Video Output or GPIO
4 VIDEO_VD22 RGB Video Output or GPIO
5 VIDEO_VD13 RGB Video Output or GPIO
6 VIDEO_VD1 RGB Video Output or GPIO
7 VIDEO_VD4 RGB Video Output or GPIO
8 VIDEO_VD9 RGB Video Output or GPIO
9 VIDEO_VSYNC_LDI RGB Video Output or GPIO
10 VIDEO_VD23 RGB Video Output or GPIO
11 VIDEO_VD14 RGB Video Output or GPIO
12 GND Conected to Ground
13 GND Conected to Ground
14 VIDEO_VD5 RGB Video Output or GPIO
15 VIDEO_VD10 RGB Video Output or GPIO
16 VIDEO_EN RGB Video Output or GPIO
17 VIDEO_VD20 RGB Video Output or GPIO
18 VIDEO_VD7 RGB Video Output or GPIO
19 VIDEO_VD8 RGB Video Output or GPIO
20 VIDEO_VD2 RGB Video Output or GPIO
21 VIDEO_VD21 RGB Video Output or GPIO
22 VIDEO_VD19 RGB Video Output or GPIO
23 LDO04_2V8_150mA LDO 4 Default 2V8 Max 150mA  Free use power Source
24 LDO05_1V8_150mA LDO 5 Default 1V8 Max 150mA  Free use power Source
25 GND Conected to Ground
26 GND Conected to Ground
27 VIDEO_VD15 RGB Video Output or GPIO
28 VIDEO_VD0 RGB Video Output or GPIO
29 VIDEO_CLK RGB Video Output or GPIO
30 VIDEO_VD18 RGB Video Output or GPIO
31 VIDEO_SYS_OE RGB Video Output or GPIO
32 VIDEO_VD11 RGB Video Output or GPIO
33 VIDEO_VSYNC RGB Video Output or GPIO
34 VIDEO_VD6 RGB Video Output or GPIO
35 VIDEO_HSYNC RGB Video Output or GPIO
36 VIDEO_VD12 RGB Video Output or GPIO
37 VIDEO_VD3 RGB Video Output or GPIO
38 VIDEO_VD17 RGB Video Output or GPIO
39 SLIMBUS_CLK Slimbus Port
40 SLIMBUS_DATA Slimbus Port
41 GND Conected to Ground
42 HDMI_D2_P HDMI Data / only this function
43 HDMI_D2_N HDMI Data / only this function
44 HDMI_D1_P HDMI Data / only this function
45 HDMI_D1_N HDMI Data / only this function
46 HDMI_D0_P HDMI Data / only this function
47 HDMI_D0_N HDMI Data / only this function
48 HDMI_CLK_P HDMI Clock / only this function
49 HDMI_CLK_N HDMI Clock / only this function
50 GND Conected to Ground

J2 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 CAN_TX Configurable GPIO/ CAN not available on exynos Core
3 CAN_RX Configurable GPIO/ CAN not available on exynos Core
4 I2S_SCLK i2s Data Interface SClock
5 RFU Configurable GPIO
6 RFU Configurable GPIO
7 I2S_LRCK i2s Data Interface LRClock
8 I2S_CDCLK i2s Data Interface CDClock
9 I2S_SDO i2s Data Interface SDO
10 I2S_SDI i2s Data Interface SDI
11 I2C1_SCL I2C Bus 1 SCL Interface
12 UART1_RXD UART Bus 1 RXDnterface
13 SPI0_CLK SPI Bus 1 CLKnterface
14 GND Conected to Ground
15 GND Conected to Ground
16 GND Conected to Ground
17 PWM_OUT2 PWM Bus 1 OUTnterface
18 PWM_OUT3 PWM Bus 1 OUT3nterface
19 SPI1_MOSI SPI Bus 1 MOSInterface
20 UART2_RXD UART Bus 2 RXDnterface
21 SPI0_MOSI SPI Bus 2 MOSInterface
22 UART1_TXD UART Bus 2 TXDnterface
23 I2C0_SDA I2C Bus 2 SDA Interface
24 SPI1_CSN SPI Bus 2 CSNnterface
25 GND Conected to Ground
26 GND Conected to Ground
27 UART2_RTSN UART Bus 2 RTSNnterface
28 SPI0_CSN SPI Bus 2 CSNnterface
29 UART0_TXD UART Bus 2 TXDnterface
30 PWM_OUT0 PWM Bus 3 OUT0nterface
31 SPI1_CLK SPI Bus 3 CLKnterface
32 PWM_OUT1 PWM Bus 3 OUT1nterface
33 UART3_RXD UART Bus 3 RXDnterface
34 I2C0_SCL I2C Bus 3 SCL Interface
35 GND Conected to Ground
36 GND Conected to Ground
37 GND Conected to Ground
38 UART0_RTSN UART Bus 3 RTSNnterface
39 SPI0_MISO SPI Bus 3 MISOnterface
40 SPI1_MISO SPI Bus 4 MISOnterface
41 UART2_CTSN UART Bus 4 CTSNnterface
42 I2C1_SDA I2C Bus 4 SDA Interface
43 UART1_CTSN UART Bus 4 CTSNnterface
44 UART0_CTSN UART Bus 4 CTSNnterface
45 UART3_TXD UART Bus 4 TXDnterface
46 UART0_RXD UART Bus 4 RXDnterface
47 UART1_RTSN UART Bus 4 RTSNnterface
48 UART2_TXD UART Bus 4 TXDnterface
49 RFU Cofigurable GPIO
50 GND Conected to Ground

J3 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GND Conected to Ground
3 RFU Configurable GPIO
4 RFU Configurable GPIO
5 RFU Configurable GPIO
6 RFU Configurable GPIO
7 RFU Configurable GPIO
8 RFU Configurable GPIO
9 RFU Configurable GPIO
10 RFU CLK Output
11 CLK_32KH CLK Output
12 PWR_ON Power ON Pin
13 GND Conected to Ground
14 GND Conected to Ground
15 XNMR2 PMIC Reset
16 XNMR1 PMIC Reset
17 BOOT_SW1 XOM PIN FOR BOOT CONFIGURATION
18 BOOT_SW5 XOM PIN FOR BOOT CONFIGURATION
19 BOOT_SW3 XOM PIN FOR BOOT CONFIGURATION
20 BOOT_SW2 XOM PIN FOR BOOT CONFIGURATION
21 BOOT_SW4 XOM PIN FOR BOOT CONFIGURATION
22 BOOT_SW0 XOM PIN FOR BOOT CONFIGURATION
23 GND Conected to Ground
24 GND Conected to Ground
25 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
26 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
27 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
28 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
29 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
30 LDO25_3V0_150mA Free Use Power Source
31 LDO21_2V8_300mA IMASD Only Accesible Power
32 LDO26_3V0_150mA Free Use Power Source
33 LDO19_1V8_150mA Free Use Power Source
34 LDO23_3V0_300mA Free Use Power Source
35 LDO12_3V0_150mA IMASD Only Accesible Power
36 LDO24_3V0_150mA Free Use Power Source
37 LDO16_1V8_150mA IMASD Only Accesible Power
38 LDO20_1V8_150mA IMASD Only Accesible Power
39 LDO09_1V8_150mA Free Use Power Source
40 LDO11_1V8_150mA IMASD Only Accesible Power
41 BUCK8_3V3_300mA Free Use Power Source
42 BUCK8_3V3_300mA Free Use Power Source
43 BUCK8_3V3_300mA Free Use Power Source
44 LDO10_1V8_300mA IMASD Only Accesible Power
45 LDO03_1V8_300mA IMASD Only Accesible Power System
46 BUCK9_3V3_300mA Free Use Power Source
47 BUCK9_3V3_300mA Free Use Power Source
48 BUCK9_3V3_300mA Free Use Power Source
49 BUCK9_3V3_300mA Free Use Power Source
50 BUCK9_3V3_300mA Free Use Power Source

J4 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GND Conected to Ground
3 LDO13_1V8_150mA Free Use Power Source
4 LDO22_2V8_300mA Free Use Power Source
5 SDIO3_CMD SDIO Bus 3 Comand
6 SDIO3_CLK SDIO Bus 3 Clock
7 SDIO3_DATA1 SDIO Bus 3 Data 1
8 SDIO3_CDN SDIO Bus 3 Card Detect
9 SDIO3_DATA2 SDIO Bus 3 Data 2
10 SDIO3_DATA3 SDIO Bus 3 Data 3
11 SDIO3_DATA0 SDIO Bus 3 Data 0
12 GND Conected to Ground
13 RFU
14 USB3_HOST_OC
15 USB3_HOST_EN
16 GND Conected to Ground
17 USB2_HOST_N  USB From SMSC3505 Negative
18 USB2_HOST_P  USB From SMSC3506 Positive
19 GND Conected to Ground
20 USB3_HOST_N  USB From SMSC3505 Negative
21 USB3_HOST_P  USB From SMSC3506 Positive
22 GND Conected to Ground
23 USB1_HOST_N  USB From SMSC3505 Negative
24 USB1_HOST_P  USB From SMSC3506 Positive
25 GND Conected to Ground
26 GND Conected to Ground
27 SDIO1_DATA1 SDIO Bus 1 Data 1 / Configurable GPIO
28 SDIO1_CLK SDIO Bus 1 Clock / Configurable GPIO
29 SDIO1_DATA2 SDIO Bus 1 Data 2 / Configurable GPIO
30 SDIO1_CDN SDIO Bus 1 Card Detect / Configurable GPIO
31 SDIO1_DATA0 SDIO Bus 1 Data 0 / Configurable GPIO
32 SDIO1_CMD SDIO Bus 1 Comand / Configurable GPIO
33 SDIO1_DATA3 SDIO Bus 1 Data 3/ Configurable GPIO
34 SDIO0_DATA0 SDIO Bus 0 Data 0/ Configurable GPIO
35 SDIO0_DATA1 SDIO Bus 0 Data 1/ Configurable GPIO
36 SDIO0_CLK SDIO Bus 0 Clock/ Configurable GPIO
37 SDIO0_DATA2 SDIO Bus 0 Data 2/ Configurable GPIO
38 SDIO0_DATA3 SDIO Bus 0 Data 3/ Configurable GPIO
39 SDIO0_CDN SDIO Bus 0 Card Detect/ Configurable GPIO
40 SDIO0_CMD SDIO Bus 0 Comand/ Configurable GPIO
41 SDIO2_DATA3 SDIO Bus 2 Data 3 / Configurable GPIO
42 SDIO2_CLK SDIO Bus 2 Clock / Configurable GPIO
43 SDIO2_DATA1 SDIO Bus 2 Data 1 / Configurable GPIO
44 SDIO2_DATA2 SDIO Bus 2 Data 2 / Configurable GPIO
45 SDIO2_CMD SDIO Bus 2 Comand / Configurable GPIO
46 SDIO2_DATA0 SDIO Bus 2 Data 0 / Configurable GPIO
47 SDIO2_CDN SDIO Bus 2 Card Detect / Configurable GPIO
48 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
49 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA
50 VIN_3V7_300mA Power Input 3V3 to 5V0 Max 300mA

J5 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GND Conected to Ground
3 HSIC_DATA HSIC Data Bus
4 HSIC_STROBE HSIC Strobe Bus
5 GND Conected to Ground
6 XEINT15 Configurable GPIO / Interrupt
7 XEINT14 Configurable GPIO / Interrupt
8 XEINT13 Configurable GPIO / Interrupt
9 XEINT12 Configurable GPIO / Interrupt
10 XEINT11 Configurable GPIO / Interrupt
11 XEINT10 Configurable GPIO / Interrupt
12 XEINT09 Configurable GPIO / Interrupt
13 XEINT08 Configurable GPIO / Interrupt
14 XEINT07 Configurable GPIO / Interrupt
15 XEINT06 Configurable GPIO / Interrupt
16 XEINT05 Configurable GPIO / Interrupt
17 XEINT04 Configurable GPIO / Interrupt
18 XEINT03 Configurable GPIO / Interrupt
19 XEINT02 Configurable GPIO / Interrupt
20 XEINT01 Configurable GPIO / Interrupt
21 RST_OUT
22 XEINT00 Configurable GPIO / Interrupt
23 RST_RESET
24 GND Conected to Ground
25 GND Conected to Ground
26 GND Conected to Ground
27 GPIO01 Configurable GPIO
28 GPIO02 Configurable GPIO
29 GND Conected to Ground
30 GND Conected to Ground
31 GPIO03 Configurable GPIO
32 GPIO00 Configurable GPIO
33 HSIC_OC
34 JTAG_TMS
35 GPIO04 Configurable GPIO
36 GPIO05 Configurable GPIO
37 JTAG_TRSTN
38 HSIC_PWREN
39 JTAG_TDI
40 JTAG_CLK
41 JTAG_TDO
42 GND Conected to Ground
43 USB_OTG_P
44 USB_OTG_N
45 GND Conected to Ground
46 USB_OTG_DRVBUS
47 JTAG_NRST
48 USB_OTG_VBUS
49 USB_OTG_ID
50 RFU

J6 Connector

Pin Number Pin_Name Description
1 GND Conected to Ground
2 GPIO06
3 GND Conected to Ground
4 LDO17_1V2_300mA
5 GND Conected to Ground
6 AD_IN3  ADC Port 3
7 AD_IN0  ADC Port 0
8 AD_IN2  ADC Port 2
9 AD_IN1  ADC Port 1
10 GND Conected to Ground
11 RFU Configurable GPIO
12 RFU Configurable GPIO
13 RFU Configurable GPIO
14 RFU Configurable GPIO
15 RFU Configurable GPIO
16 RFU Configurable GPIO
17 RFU Configurable GPIO
18 RFU Configurable GPIO
19 RFU Configurable GPIO
20 RFU Configurable GPIO
21 RFU Configurable GPIO
22 RFU Configurable GPIO
23 RFU Configurable GPIO
24 GND Conected to Ground
25 GND Conected to Ground
26 GND Conected to Ground
27 RFU
28 MIPI_DSI_D0_N
29 MIPI_DSI_D0_P
30 MIPI_DSI_D1_N
31 MIPI_DSI_D1_P
32 MIPI_DSI_CLK_N
33 MIPI_DSI_CLK_P
34 MIPI_DSI_D2_N
35 MIPI_DSI_D2_P
36 MIPI_DSI_D3_N
37 MIPI_DSI_D3_P
38 GND Conected to Ground
39 MIPI_CSI1_D0_N
40 MIPI_CSI1_D0_P
41 MIPI_CSI1_D1_N
42 MIPI_CSI1_D1_P
43 MIPI_CSI1_CLK_N
44 MIPI_CSI1_CLK_P
45 MIPI_CSI1_D2_N
46 MIPI_CSI1_D2_P
47 MIPI_CSI1_D3_N
48 MIPI_CSI1_D3_P
49 RFU
50 GND Conected to Ground

J7 Connector

Pin Number Pin_Name Description
1 NAND_CS0
2 NAND_CS1
3 NAND_CS2
4 NAND_CS3
5 NAND_ALE
6 NAND_CLE
7 NAND_NWP
8 NAND_RB
9 GND
10 SATA_RX_N
11 SATA_RX_P
12 GND
13 PCIE_RX_N
14 PCIE_RX_P
15 PCIE_WAKE
16 ETH_MDC
17 ETH_MDIO
18 ETH_REFCLK
19 ETH_RXDV
20 ETH_RXD3
21 ETH_RXD2
22 ETH_RXD1
23 ETH_RXD0
24 ETH_RXCLK
25 GND
26 GND
27 ETH_TXCLK
28 ETH_TXD0
29 ETH_TXD1
30 ETH_TXD2
31 ETH_TXD3
32 ETH_TXDEN
33 ETH_INT
34 GND
35 PCIE_CLK_N
36 PCIE_CLK_P
37 PCIE_TX_N
38 PCIE_TX_P
39 GND
40 SATA_TX_N
41 SATA_TX_P
42 GND
43 NAND_D0
44 NAND_D1
45 NAND_D2
46 NAND_D3
47 NAND_D4
48 NAND_D5
49 NAND_D6
50 NAND_D7

J8 Connector

Pin Number Pin_Name Description
1 BUCK8_3V3_300mA Free Use Power Source
2 BUCK8_3V3_300mA Free Use Power Source
3 GPIO41 Configurable GPIO
4 GND Conected to Ground
5 GPIO40 Configurable GPIO
6 GPIO39 Configurable GPIO
7 GPIO38 Configurable GPIO
8 LDO14_1V8_150mA Free Use Power Source
9 GND Conected to Ground
10 GPIO37 Configurable GPIO
11 GPIO36 Configurable GPIO
12 GPIO35 Configurable GPIO
13 GPIO34 Configurable GPIO
14 GPIO33 Configurable GPIO
15 GPIO32 Configurable GPIO
16 GPIO31 Configurable GPIO
17 GPIO30 Configurable GPIO
18 GND Conected to Ground
19 MIPI_CSI2_D1_P
20 MIPI_CSI2_D1_N
21 MIPI_CSI2_CLK_P
22 MIPI_CSI2_CLK_N
23 MIPI_CSI2_D0_P
24 MIPI_CSI2_D0_N
25 GND Conected to Ground
26 GND Conected to Ground
27 GPIO07 Configurable GPIO
28 GPIO08 Configurable GPIO
29 GPIO09 Configurable GPIO
30 GPIO10 Configurable GPIO
31 GPIO11 Configurable GPIO
32 GPIO12 Configurable GPIO
33 GPIO13 Configurable GPIO
34 GPIO14 Configurable GPIO
35 GPIO15 Configurable GPIO
36 GPIO16 Configurable GPIO
37 GPIO17 Configurable GPIO
38 GPIO18 Configurable GPIO
39 GPIO19 Configurable GPIO
40 GPIO20 Configurable GPIO
41 GPIO21 Configurable GPIO
42 GPIO22 Configurable GPIO
43 GPIO23 Configurable GPIO
44 GPIO24 Configurable GPIO
45 GPIO25 Configurable GPIO
46 GPIO26 Configurable GPIO
47 GPIO27 Configurable GPIO
48 GPIO28 Configurable GPIO
49 GPIO29 Configurable GPIO
50 GND Conected to Ground

Layout

Disclaimer

rhomb reserves the right to make corrections, enhancements, improvements and other changes to its products and services, and to discontinue any product or service. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All the hardware products are sold subject to rhomb terms and conditions of sale supplied at the time of order acknowledgment.Disclaimer All brand names, trademarks and registered trademarks belong to their respective owners. We are constantly striving to improve the quality of our technical notes. If you find an error or omission please let us know. Email us at: developers@rhomb.io

The post Rhomb.io Socket 400 (S400) appeared first on Blog Rhomb.io.

]]>
https://blog.rhomb.io/rhomb-io-socket-400-s400/feed/ 0
What Rhomb.io does Mean? Modularity https://blog.rhomb.io/rhomb-io-mean-modularity/ https://blog.rhomb.io/rhomb-io-mean-modularity/#respond Wed, 08 Mar 2017 13:36:59 +0000 http://blog.rhomb.io/?p=778 Why does the company need to develop a complete system? The age of PC, bringed the oportunity to the software companies to build his own bussines and it was great, but now, the technology  don't allow go ahead, because the world has moved to the mobile technology age. the mobile age is growing and the [...]

The post What Rhomb.io does Mean? Modularity appeared first on Blog Rhomb.io.

]]>

Why does the company need to develop a complete system? The age of PC, bringed the oportunity to the software companies to build his own bussines and it was great, but now, the technology  don't allow go ahead, because the world has moved to the mobile technology age. the mobile age is growing and the companies needs are also growing, but the mobile technology is not as much easy as PC technology. Rhomb.io, called Clickarm in the past, was developed with tha sense to fill that void, giving the user or the developer, the posibility to go ahead of his needs every moment.

Rhomb.io Free to Create

A Modular system that alows to build a device, ready to sale. Build it, modify it, even after builded, upgrade, create again starting from your product.

Improve your bussiness

You can cover all the needs your costumer have, just adding a module or developing it in 1 week. quantity is not the barrier, is the beginning. Start from one and go ahead.

Build everything you need, everything you think, everything you want, after that, improve, modify or just grow.

An Standar Conectivity made to made easy, gives the posibility to the user to build a system in a short time.

Fast Time to Market

A Broad range of posibilities and specfic conectivity. The Core:
  • ARM Architecture - Procesors with Arm arquitecture pin to pin copmatible  with the socket400/Socket600 Lke: Exynos 4412, NXP IMX-6, Qualcom, Broadcom
  • X86/x64 Architecture Processors with X86/64 Arquitecture Compatible with Socket400/socket500/Socket600 Like: AMD
The PCB:
  • Class 1 - Is the kind of PCB that alows to connect a Rhomb Core , Rhomb Modules  like: Gaia
  • Class 2 - is the kind of PCB that alows to conect Rhomb Modules, Module Master and Module Slave Like: Phobos
  • Class 3 - is the kind of PCB that alows to conect Rhomb to Other systems like : Arduino, Raspberry, Beaglebone, etc.. like: Ar2rhomb
The Modules:
  • The Master is the Module that contains a Microcontroller Up to Cortex M. Like: Uno328P, Max32620, EFM32,
  • The Slaves is a Module that Contains peripherals without Microcontroller. Like: all the rest.
Rhomb.io is under specific OHL. Open Hardware License, the software is under Open Software License

The post What Rhomb.io does Mean? Modularity appeared first on Blog Rhomb.io.

]]>
https://blog.rhomb.io/rhomb-io-mean-modularity/feed/ 0
The Core! https://blog.rhomb.io/the-core/ https://blog.rhomb.io/the-core/#respond Wed, 08 Mar 2017 12:26:29 +0000 http://blog.rhomb.io/?p=791 The Core is an important part of the rhomb.io system. The first system in the world that allows you change processor between different manufacturers, allowing to you and your product choose the way you want to go. is a module tha provides the system engine and the power to alow your device work and run [...]

The post The Core! appeared first on Blog Rhomb.io.

]]>

The Core is an important part of the rhomb.io system.

The first system in the world that allows you change processor between different manufacturers, allowing to you and your product choose the way you want to go.

is a module tha provides the system engine and the power to alow your device work and run any advanced operative System. All the core's can be compatible with

socket400 (S400)/socket 500 (S500) /socket 600 (S600)

The socket only determine the quantity of signal available in the core, including Comunication BUS and power.

always a team with 2 players, Silicon processor and a configurable power management (PMIC) with MCU. The powerfull of the PMIC can drive 23A Max. Upt to 24 x LDO and 9 x BUCS from 0v8 to 3v4.

2 X Bucks Configurable from 1v0 to 3v4 max 1500mah Version Free Use Power Sources 15 x LDO From 1v0 to 3v3 from 150mah to 300 mah Rhomb Only Accesible to fit Standar Power Source 7 x LDO from 0v2 to 3v4 up to 300mah This PMIC has an full dedicated MCU to drive the power sources from it or from CPU. It can be programed by user under his own risk. the core provides to the user a lot of standar interfaces like: USB 2.0 USB 3.0 HSIC MIPI/DSI and CSI SATA PCI-Ex I2C I2S UART SPI PWM XE-INT GPIO SDIO 2.0/3,0 RGMII HDMI LVDS RGB ADC JTAG DDR SMBUS CAN All this standar are provided by the Proccessor manufacturer inside the silicon. and not all the procesors have the same conectivity.    

The post The Core! appeared first on Blog Rhomb.io.

]]>
https://blog.rhomb.io/the-core/feed/ 0
Rhomb.io! Free To Create Modular System https://blog.rhomb.io/rhomb-io-free-create-modular-system/ https://blog.rhomb.io/rhomb-io-free-create-modular-system/#respond Tue, 14 Feb 2017 09:26:03 +0000 http://blog.rhomb.io/?p=781 The world has shown us that change is the only thing constant. But it has also taught us that change must be evolutionary. Nature adapts to its environment, people create to adapt to ours. And at Rhomb.io we believe that the world would be a better place if the technology evolved and did it in [...]

The post Rhomb.io! Free To Create Modular System appeared first on Blog Rhomb.io.

]]>

The world has shown us that change is the only thing constant. But it has also taught us that change must be evolutionary. Nature adapts to its environment, people create to adapt to ours. And at Rhomb.io we believe that the world would be a better place if the technology evolved and did it in a natural way. Without barriers or predetermined limits, without systems that dictate a single path to advance, without programmed obsolescence ... but with the freedom to choose our path and be able to create and evolve technology until we adapt it to each one of us.

Because choosing and creating is what allows us to make a difference And be really unique.

Rhomb.io was born to lay the best foundation on which to create and evolve any technological device, with perfect hardware and developing modular components to transform it. We produce scalable and ready-to-live products any time the technology is found. And that allows to return the power to the people. The power to decide. The power to imagine. The power to choose. The power to change the design of mobile devices as we know them. A step towards the freedom of creation that digitization has always promised us and the market has not always given us. Now, really, we are able to take technology wherever we want, creating our own path, piece by piece.

The post Rhomb.io! Free To Create Modular System appeared first on Blog Rhomb.io.

]]>
https://blog.rhomb.io/rhomb-io-free-create-modular-system/feed/ 0